Project : Reduction of VDD3_ACC_DIG Failure Rate DMAIC - Story Board
Scene 1 (0s)
Project : Reduction of VDD3_ACC_DIG Failure Rate DMAIC - Story Board.
Scene 2 (6s)
Define Phase. Project “Reduction of VDD3_ACC_DIG Failure Rate“.
Scene 3 (16s)
Terminal Pins VDD3 and VDD3_DIG are two independent voltage regulators that are used to supply the digital and analog blocks with 3.3V. This refers to the voltage level present at the VDD3 pin and is crucial for proper trimming of the device. An external capacitor is required to ensure stability of each regulator. During final testing, the voltage regulators were trimmed to 3.3 Volts to supply voltage VDD3 pins while maintaining a constant voltage..
Scene 4 (46s)
undefined. Business Case. On the year 2023:. Project “Reduction of VDD3_ACC_DIG Failure Rate“.
Scene 5 (1m 14s)
Average rejection rate 4.10%. DEFINE: Supporting Data for Project Charter.
Scene 6 (1m 26s)
Sum of Final Test Yield 2023- January 2023-February 2023-March 2023- April 2023- May 2023-June 2023- July 2023- August 2023- September 2023- October 2023- November 2023- December 0.98643561458575135 0.92411924119241196 0.97099200190999169 0.97611645257773405 0.94201750241463078 0.94834325321231927 0.937409606810648 0.96195904592561654 0.95565283997399175 0.96178862335461046 0.93905777501340126 0.95416699803625282 Target Final Test Yield 2023- January 2023-February 2023-March 2023- April 2023- May 2023-June 2023- July 2023- August 2023- September 2023- October 2023- November 2023- December 0.96 0.96 0.96 0.96 0.96 0.96 0.96 0.96 0.96 0.96 0.96 0.96.
Scene 7 (2m 3s)
Project Team. Control. Improve. Analyse. Measure.